

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Hajime Kimura                      Art Unit : 2629  
Serial No. : 10/619,053                      Examiner : Steven E. Holton  
Filed : July 15, 2003                      Conf. No. : 6879  
Title : ELECTRONIC DEVICE WITH A SOURCE REGION AND A DRAIN REGION  
OF A RESET TRANSISTOR AND DRIVING METHOD THEREOF (AS  
AMENDED)

**MAIL STOP ISSUE FEE**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


RESPONSE TO NOTICE OF ALLOWABILITY

In response to the Notice of Allowability mailed May 17, 2006, (copy enclosed), it is noted that the allowed claims listed on the notice of allowability are erroneously identified as claims 26-38 (on the summary page) and 24-38 (in the allowable subject matter section of the detailed action). The allowed claims should be identified as allowed claims 25-38. It is respectfully requested that a supplemental notice of allowability be issued to show the correction, i.e., allowed claims 25-38.

No fee is believed due at this time. Please apply any additional charges or credits to our Deposit Account No. 06-1050.

Respectfully submitted,

Date: July 6, 2006


  
\_\_\_\_\_  
Barbara A. Benoit  
Reg. No. 54,777

**Customer No.: 26171**  
Fish & Richardson P.C.  
1425 K Street, N.W.  
11th Floor  
Washington, DC 20005-3500  
Telephone: (202) 783-5070  
Facsimile: (202) 783-2331

<b>Notice of Allowability</b>	Application No.	Applicant(s)	
	10/619,053	KIMURA, HAJIME	
	Examiner	Art Unit	
	Steven E. Holton	2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to 2/17/06.
2. ☒ The allowed claim(s) is/are 26-38 
3. ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) ☒ All    b) ☐ Some\*    c) ☐ None    of the:
    1. ☒ Certified copies of the priority documents have been received.
    2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_
    3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\* Certified copies not received: \_\_\_\_\_

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  
**THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.**

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
  5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted
    - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
      - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date \_\_\_\_\_
    - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date \_\_\_\_\_
- Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

#### Attachment(s)

- |  |  |
|--|--|
| <ol style="list-style-type: none"> <li>1. <input type="checkbox"/> Notice of References Cited (PTO-892)</li> <li>2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3. <input checked="" type="checkbox"/> Information Disclosure Statements (PTO-1449 or PTO/SB/08),<br/>Paper No./Mail Date _____</li> <li>4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit<br/>of Biological Material</li> </ol> | <ol style="list-style-type: none"> <li>5. <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)</li> <li>6. <input type="checkbox"/> Interview Summary (PTO-413),<br/>Paper No./Mail Date _____</li> <li>7. <input type="checkbox"/> Examiner's Amendment/Comment</li> <li>8. <input checked="" type="checkbox"/> Examiner's Statement of Reasons for Allowance</li> <li>9. <input type="checkbox"/> Other _____</li> </ol> |
|--|--|

**DETAILED ACTION**

1. This Office Action is made in response to applicant's amendment filed on 2/17/2006. Claims 25-38 are currently pending in the application. An action follows below:

***Allowable Subject Matter***

2. Claims 24-38 are allowed.



The following is an examiner's statement of reasons for allowance:

The present invention is directed to a pixel circuitry for an electroluminescent display device with reset transistor. Independent claims 25, 26, 27, and 28 identify the uniquely distinct feature of a reset transistor that has either the source or drain electrically connected to a gate signal line, the other of the source and drain region electrically connected to the gate electrode of a driver transistor and the gate of the reset transistor connected to a reset signal line.

The closest prior art, Stewart et al. (USPN: 5952789) and Dawson et al. (USPN: 6229506) disclose pixel circuitry for electroluminescent display devices with a reset transistor, however, the reset transistor of Stewart et al. is electrically connected to a power line, rather than a gate signal line. Dawson et al. similarly teaches a reset transistor that has a source electrically connected to a power line rather than a gate signal line. The teachings of Stewart et al and Dawson et al, either singularly or in combination, fail to anticipate or render the above underlined limitations obvious.